MetaForge

From Design Assistant to Autonomous Hardware Development Platform

Get Started View Roadmap


🎯 The Problem: Hardware Development is Fundamentally Broken

The Core Issue

Hardware engineers waste weeks on manual, error-prone workflows using disconnected 1990s-era tools, resulting in costly respins, lost tribal knowledge, and a 2-5 year learning curve that prevents innovation.

flowchart TB
    subgraph Problem["The Broken Hardware Development Cycle"]
        direction TB
        P1[πŸ“ Write PRD] --> M1[πŸ” Research Components<br/>2-3 days manual searching]
        M1 --> M2[πŸ“ Design Schematic<br/>1-2 weeks in KiCad]
        M2 --> M3[πŸ—ΊοΈ Layout PCB<br/>1-2 weeks manual routing]
        M3 --> M4[πŸ“Š Create BOM<br/>4-6 hours Excel + web searches]
        M4 --> M5[πŸ“¦ Order PCBs<br/>2-3 weeks fabrication wait]
        M5 --> M6[πŸ”§ Assembly<br/>Manual soldering, 1-2 days]
        M6 --> M7[⚑ Power On<br/>Moment of truth...]
        M7 --> E1{Does it work?}
        E1 -->|40-60% chance| M8[❌ Errors Found<br/>πŸ’Έ $10K-50K respin]
        E1 -->|Only 40% chance| M9[βœ… Success]
        M8 --> M1
    end

    style M8 fill:#ffcdd2,stroke:#c62828,color:#000
    style E1 fill:#fff3e0,stroke:#f57c00
    style Problem fill:#fafafa,stroke:#999

Five Critical Problems

1. Manual, Time-Consuming Workflows ⏱️

The Reality:

  • Engineers spend 40-50 hours per week on repetitive manual tasks
  • 2-3 days researching and selecting components across multiple supplier websites
  • 1-2 weeks manually routing PCB traces in KiCad
  • 4-6 hours building BOM spreadsheets, checking stock, finding pricing
  • Total cycle time: 6-8 weeks from idea to first prototype

Why This Happens:

  • No automation between design phases
  • Each step requires different tools and manual data transfer
  • Copy-paste errors between tools (schematic β†’ BOM β†’ ordering)
  • Every project starts from scratch

Impact:

Time to Market Delay
────────────────────
Weeks 1-2:  Component research & schematic
Weeks 3-4:  PCB layout
Week 5:     BOM creation & ordering
Weeks 6-8:  Fabrication wait
Week 9:     Discovery: Design doesn't work ❌
────────────────────
Result: 6+ months for working prototype
        vs. competitors shipping in 3 months

2. Tool Fragmentation & Context Switching πŸ”€

Daily Tool Chaos:

graph TD
    E[Hardware Engineer] --> T1[KiCad<br/>Schematic design]
    E --> T2[SPICE<br/>Circuit simulation]
    E --> T3[Octopart<br/>Component search]
    E --> T4[Mouser<br/>Check stock]
    E --> T5[Digi-Key<br/>Compare prices]
    E --> T6[Excel<br/>BOM management]
    E --> T7[JLCPCB<br/>PCB ordering]
    E --> T8[Datasheets<br/>PDF viewers]
    E --> T9[Calculator<br/>Power budget]
    E --> T10[GitHub<br/>Version control?]
    E --> T11[Email<br/>Vendor comms]
    E --> T12[Slack<br/>Team coordination]

    style E fill:#E67E22,color:#fff

The Cost:

  • 8-12 context switches per day between disconnected tools
  • Average 15-20 minutes lost per context switch (finding windows, re-orienting)
  • 2-3 hours daily wasted on tool overhead vs. actual design work
  • No single source of truth - data scattered across 10+ applications

Real Example:

Component Selection Process (Traditional)
──────────────────────────────────────────
1. Open datasheet PDF (5 min)
2. Compare 3 MCU options in browser tabs (20 min)
3. Check stock on Octopart (10 min)
4. Check pricing on Mouser (10 min)
5. Check JLCPCB assembly catalog (15 min)
6. Update Excel BOM (10 min)
7. Copy specs into KiCad schematic (5 min)
8. Hope you didn't make a typo ⚠️

Total: 75 minutes for ONE component
Multiply Γ— 50 components = 62.5 hours

3. Late Error Detection = Expensive Failures πŸ’Έ

When Errors Are Found:

timeline
    title Error Detection Timeline (Traditional)
    section Design Phase
        Week 1-2 : Requirements gathering
        Week 3-4 : Schematic design
                 : ⚠️ Could catch: Logic errors
                 : Actually caught: Almost nothing
    section Manufacturing Phase
        Week 5-7 : PCB fabrication
                 : πŸ’° $500-2000 spent
        Week 8   : Assembly
                 : πŸ’° $1000-5000 spent
    section Testing Phase
        Week 9   : Power on test
                 : πŸ”₯ Errors discovered HERE
                 : πŸ’Έ $10,000-50,000 respin cost
                 : ⏱️ 6-8 week delay

Statistics:

  • 40-60% of hardware designs require at least one respin
  • Average respin cost: $10,000-$50,000
  • Average delay: 6-8 weeks per respin
  • Root causes: Issues that could have been caught in simulation

Common Errors (Found Too Late):

  1. ❌ Wrong footprint selected β†’ Components don’t fit
  2. ❌ Power supply insufficient β†’ MCU brownouts
  3. ❌ I2C pullups missing β†’ Sensors don’t communicate
  4. ❌ Pin conflict β†’ GPIO already used
  5. ❌ Thermal issues β†’ Voltage regulator overheats
  6. ❌ EMI problems β†’ Fails FCC testing
  7. ❌ Component out of stock β†’ 6-month lead time

Financial Impact:

Single Respin Cost Breakdown
────────────────────────────
PCB fabrication:     $2,000
Component costs:     $3,000
Assembly labor:      $2,000
Engineering time:    $5,000 (1 week Γ— $5K)
Opportunity cost:    $10,000 (market delay)
────────────────────
Total per respin:    $22,000

With 40% respin rate:
Expected cost = $22K Γ— 0.4 = $8,800 per project

4. Lost Knowledge & No Traceability 🧠

The Tribal Knowledge Problem:

flowchart LR
    subgraph Team["Design Team"]
        E1[Senior Engineer<br/>🧠 10 years experience]
        E2[Junior Engineer<br/>πŸ“š Learning]
    end

    E1 --> D1[Makes critical decisions]
    D1 --> K1[Knowledge stays in head]
    K1 --> L1[❌ Not documented]
    L1 --> C1[Engineer leaves]
    C1 --> L2[πŸ’€ Knowledge lost forever]

    E2 --> D2[Asks: Why was this chosen?]
    D2 --> K2[❓ No one knows]
    K2 --> R1[πŸ”„ Repeat same mistakes]

    style L2 fill:#ffcdd2,stroke:#c62828
    style R1 fill:#fff3e0,stroke:#f57c00

What Gets Lost:

  • ❌ Why a component was chosen over alternatives
  • ❌ What constraints drove the design
  • ❌ Which vendors are reliable
  • ❌ How to debug specific issues
  • ❌ When to use certain design patterns

Real Impact:

Engineer Turnover Scenario
──────────────────────────
Year 1: Senior engineer designs product
        β†’ Makes 50 critical decisions
        β†’ Documents 5 in comments
        β†’ Knowledge: 90% in head

Year 2: Senior engineer leaves
        β†’ New engineer takes over
        β†’ Finds code, but not reasoning
        β†’ Redesigns from scratch (6 months)
        β†’ Repeats same mistakes

Cost: $100K+ in lost productivity

No Git for Hardware:

  • Software: Every change tracked, every decision in commit messages
  • Hardware: Excel files named BOM_final_v3_FINAL_actually_final.xlsx
  • No diff tools for schematics
  • No review process for design changes
  • No rollback when things break

5. Prohibitive Learning Curve πŸ“š

Time to Competence:

gantt
    title Learning Timeline for Hardware Engineering
    dateFormat YYYY-MM
    section Year 1
    Basic EE fundamentals        :2024-01, 6M
    Learn KiCad                  :2024-04, 3M
    section Year 2
    PCB design principles        :2024-07, 6M
    Component selection          :2025-01, 4M
    section Year 3
    Power supply design          :2025-05, 3M
    Signal integrity             :2025-08, 4M
    section Year 4
    Advanced layout              :2026-01, 6M
    DFM for manufacturing        :2026-07, 6M
    section Year 5
    Full product development     :2027-01, 12M

Skills Required:

  1. Electrical Engineering (2 years)
    • Circuit analysis, Ohm’s law, Kirchhoff’s laws
    • Analog vs. digital design
    • Power supply design
    • Signal integrity
  2. PCB Design (1 year)
    • KiCad/Altium proficiency
    • Layer stackup
    • Impedance matching
    • Routing strategies
  3. Embedded Systems (1-2 years)
    • C/C++ programming
    • RTOS concepts
    • Peripheral drivers (I2C, SPI, UART)
    • Debugging (JTAG, oscilloscope)
  4. Manufacturing (6 months)
    • DFM principles
    • Assembly processes (SMT, through-hole)
    • Testing strategies
    • Vendor management
  5. Domain Expertise (1+ years)
    • Industry-specific (automotive, aerospace, medical)
    • Regulatory compliance (FCC, CE, UL)
    • Certification processes

Total: 5+ years to senior-level competency

Barrier to Entry:

  • Hobbyists give up after 6 months
  • Startups can’t hire (senior engineers: $150K+)
  • Universities take 4 years (Bachelor’s EE)
  • Self-taught path: 2-3 years of failures

Quantified Business Impact

Metric Traditional Workflow Business Impact
Time to First Prototype 6-8 weeks Miss market windows, competitors ship first
Respin Rate 40-60% $10K-50K per respin Γ— 0.5 = $5K-25K expected cost
Tool Context Switches 8-12 per day 2-3 hours wasted daily = 25-40% productivity loss
Knowledge Loss 90% tribal $100K+ cost per engineer turnover
Learning Curve 2-5 years Cannot scale teams, high salary requirements
Error Detection Week 9 (post-fab) 10x more expensive than catching in design phase

Total Cost of Broken Workflow:

Per-Project Economics (Traditional)
────────────────────────────────────
Engineering time:        $30,000 (6 weeks Γ— $5K/week)
Tools & licenses:        $5,000
Components (prototype):  $2,000
PCB fabrication:         $2,000
Expected respin (40%):   $15,000 (0.4 Γ— $37.5K)
────────────────────────────────────
Total expected cost:     $54,000
Time to first success:   12-16 weeks

With MetaForge Vision (Phase 3)
────────────────────────────────
Platform fee:            $500
Manufacturing:           $2,000
Components:              $2,000
Certification (opt):     $3,000
Respin risk (5%):        $400
────────────────────────────────────
Total expected cost:     $7,900 (85% savings)
Time to first success:   2-3 weeks (80% faster)

The Root Cause

Hardware development hasn’t evolved since the 1990s:

Aspect Software (2024) Hardware (2024)
Design Tools VS Code, AI autocomplete KiCad (manual), datasheets
Version Control Git (universal) Rare (files, not semantics)
Testing CI/CD, automated Manual, post-fabrication
Collaboration PRs, code review Email attachments
Iteration Speed Minutes (hot reload) Weeks (fab wait)
Error Detection Compile time, linting After $10K spent
Knowledge Sharing Stack Overflow, docs Tribal, lost on turnover
Barrier to Entry Months (online courses) Years (degree required)

The gap has widened:

  • Software engineers ship features in days
  • Hardware engineers wait weeks just to test an idea
  • Software has CI/CD, hardware has β€œcross fingers and hope”
  • Software has GitHub Copilot, hardware has β€œread 500-page datasheets”

Problem Statement (One Sentence)

β€œHardware engineers waste 6-8 weeks and $50K+ per product using disconnected 1990s-era tools with no automation, no validation, and no knowledge capture, resulting in 40-60% respin rates and making hardware development 100x slower than software development.”

This is the problem MetaForge solves.


πŸ’‘ The Solution: MetaForge Evolution

MetaForge is a hardware development platform that evolves from AI-powered design assistant to fully autonomous product development system.

The Three-Phase Evolution

flowchart TB
    subgraph Phase1["Phase 1: Design Assistant (v0.1-0.3)<br/>πŸ‘¨β€πŸ’» Human-in-the-Loop"]
        P1A[Human writes PRD]
        P1B[Agents suggest designs]
        P1C[Human reviews & approves]
        P1D[Human uses tools]
        P1E[Human orders parts]

        P1A --> P1B --> P1C --> P1D --> P1E
    end

    subgraph Phase2["Phase 2: Semi-Autonomous (v0.4-0.6)<br/>🀝 Minimal Human Input"]
        P2A[Human writes PRD]
        P2B[Agents design & validate]
        P2C[Human approves milestones]
        P2D[Agents use tools]
        P2E[Agents order parts]

        P2A --> P2B --> P2C --> P2D --> P2E
    end

    subgraph Phase3["Phase 3: Full Autonomous (v0.7-1.0)<br/>πŸ€– End-to-End Automation"]
        P3A[Human writes PRD]
        P3B[Agents handle everything]
        P3C[Products delivered]

        P3A --> P3B --> P3C
    end

    Phase1 --> Phase2 --> Phase3

    style Phase1 fill:#e3f2fd,stroke:#1976d2
    style Phase2 fill:#fff3e0,stroke:#f57c00
    style Phase3 fill:#e8f5e9,stroke:#388e3c

πŸ“ Phase 1: Design Assistant (Current - v0.1-0.3)

Human-in-the-Loop: AI Accelerates, Human Controls

What MetaForge Does

flowchart LR
    H1[πŸ‘¨β€πŸ’» Human] --> A1[πŸ“ Write PRD]
    A1 --> A2[πŸ€– Agent: Requirements]
    A2 --> A3[πŸ“Š constraints.json]
    A3 --> H2[πŸ‘¨β€πŸ’» Review & Approve]
    H2 --> A4[πŸ€– Agent: Architecture]
    A4 --> A5[πŸ”§ Component Selection]
    A5 --> H3[πŸ‘¨β€πŸ’» Review & Approve]
    H3 --> A6[πŸ€– Agent: BOM]
    A6 --> H4[πŸ‘¨β€πŸ’» Manual: KiCad Layout]
    H4 --> H5[πŸ‘¨β€πŸ’» Manual: Order from JLCPCB]

    style H1 fill:#E67E22,color:#fff
    style H2 fill:#E67E22,color:#fff
    style H3 fill:#E67E22,color:#fff
    style H4 fill:#E67E22,color:#fff
    style H5 fill:#E67E22,color:#fff
    style A2 fill:#9b59b6,color:#fff
    style A4 fill:#9b59b6,color:#fff
    style A6 fill:#9b59b6,color:#fff

Human Responsibilities

  • ✍️ Write PRD
  • βœ… Review & approve agent outputs
  • πŸ› οΈ PCB layout in KiCad
  • πŸ“¦ Order parts from vendors
  • πŸ”§ Assembly & testing
  • πŸ’» Write firmware

Agent Capabilities

  • βœ… Extract requirements β†’ constraints.json
  • βœ… Select components β†’ architecture.md
  • βœ… Calculate power budget β†’ power-budget.json
  • βœ… Generate BOM β†’ bom.csv with pricing
  • βœ… DFM validation β†’ manufacturability checks
  • βœ… Generate test plans β†’ test-procedures.md

Time Savings

  • Traditional: 6-8 weeks
  • With MetaForge Phase 1: 2-3 weeks (60% faster)

Cost Savings

  • Avoid 40% respin rate through early validation
  • Save $10K-50K per project

πŸ“ Phase 2: Semi-Autonomous (Future - v0.4-0.6)

Minimal Human Input: Agents Do the Heavy Lifting

What MetaForge Does

flowchart LR
    H1[πŸ‘¨β€πŸ’» Human] --> A1[πŸ“ Write PRD]
    A1 --> A2[πŸ€– Agents: Full Design]
    A2 --> A3[πŸ§ͺ Simulation & Validation]
    A3 --> H2[πŸ‘¨β€πŸ’» Approve Milestones]
    H2 --> A4[πŸ€– Agent: PCB Auto-Route]
    A4 --> A5[πŸ€– Agent: Firmware Generation]
    A5 --> A6[πŸ€– Agent: Manufacturing Order]
    A6 --> A7[πŸ“¦ Parts Delivered]
    A7 --> H3[πŸ‘¨β€πŸ’» Assembly & Test]

    style H1 fill:#E67E22,color:#fff
    style H2 fill:#E67E22,color:#fff
    style H3 fill:#E67E22,color:#fff
    style A2 fill:#9b59b6,color:#fff
    style A4 fill:#9b59b6,color:#fff
    style A5 fill:#9b59b6,color:#fff
    style A6 fill:#9b59b6,color:#fff

Human Responsibilities

  • ✍️ Write PRD
  • βœ… Approve key milestones (3-4 checkpoints)
  • πŸ”§ Final assembly
  • ✈️ Flight testing (for drones)

Agent Capabilities

  • βœ… Everything from Phase 1
  • πŸ†• PCB auto-routing (KiCad automation)
  • πŸ†• Complete firmware generation (90%+ complete)
  • πŸ†• Mechanical CAD (frame, enclosures)
  • πŸ†• Virtual prototyping (SPICE, flight sim, thermal)
  • πŸ†• Automated ordering (JLCPCB, Xometry, etc.)
  • πŸ†• Test procedure automation

Time Savings

  • Traditional: 6-8 weeks
  • With MetaForge Phase 2: 1 week (85% faster)

Cost Savings

  • Eliminate respins through simulation
  • No CAD licenses needed
  • No firmware development time

πŸ“ Phase 3: Full Autonomous (Vision - v0.7-1.0)

End-to-End Automation: PRD β†’ Delivered Products

What MetaForge Does

flowchart LR
    H1[πŸ‘¨β€πŸ’» Human] --> A1[πŸ“ Write PRD + Budget]
    A1 --> A2[πŸ€– MetaForge Platform]
    A2 --> A3[πŸ“¦ Products Delivered]

    A2 -.-> S1[Design]
    A2 -.-> S2[Simulate]
    A2 -.-> S3[Manufacture]
    A2 -.-> S4[Assemble]
    A2 -.-> S5[Test]
    A2 -.-> S6[Certify]

    style H1 fill:#E67E22,color:#fff
    style A2 fill:#27ae60,color:#fff
    style A3 fill:#27ae60,color:#fff

Human Responsibilities

  • ✍️ Write PRD
  • πŸ’³ Set budget
  • πŸ“ Provide shipping address
  • βœ… Approve final design (optional)
  • πŸ“¦ Receive & use product

MetaForge Handles Everything

  • βœ… Everything from Phase 1 & 2
  • πŸ†• Autonomous manufacturing ordering
  • πŸ†• Automated assembly coordination
  • πŸ†• Remote testing infrastructure
  • πŸ†• Certification documentation & lab booking
  • πŸ†• Production scaling
  • πŸ†• Supply chain management
  • πŸ†• Quality assurance

User Experience

# Single command from PRD to delivered product
forge create drone-fc \
  --prd PRD.md \
  --quantity 10 \
  --budget 2000 \
  --address "123 Main St, Austin, TX"

# MetaForge does everything
# 2 weeks later: 10 working flight controllers arrive

Time Savings

  • Traditional: 6 months (including learning)
  • With MetaForge Phase 3: 2-3 weeks (90%+ faster)

Cost Savings

  • Traditional: $50K-100K+ (tools, learning, respins)
  • With MetaForge Phase 3: $2K-5K (vendor costs only)

🎨 How MetaForge Solves It

Value Proposition: Speed + Safety + Knowledge

flowchart TB
    subgraph Value["MetaForge Value Proposition"]
        direction TB

        V1["⚑ Speed<br/>──────<br/>60-90% faster<br/>Weeks β†’ Days"]
        V2["πŸ›‘οΈ Safety<br/>──────<br/>Errors caught early<br/>$50K saved per respin"]
        V3["πŸ“š Knowledge<br/>──────<br/>Git-native, fully traceable<br/>No knowledge loss"]

        V1 --> R1["Phase 1: 2-3 weeks<br/>Phase 3: 2-3 weeks total"]
        V2 --> R2["Simulation before fabrication<br/>DFM validation before order"]
        V3 --> R3["Every decision version-controlled<br/>Full audit trail"]
    end

    style V1 fill:#c8e6c9,stroke:#388e3c
    style V2 fill:#e3f2fd,stroke:#1976d2
    style V3 fill:#fff9c4,stroke:#f57c00

Core Workflow Across Phases

sequenceDiagram
    participant E as πŸ‘¨β€πŸ’» Engineer
    participant C as πŸ’» CLI
    participant G as πŸ”₯ Gateway
    participant A as πŸ€– Agents
    participant V as 🏭 Vendors

    Note over E,V: Phase 1: Human-in-the-Loop
    E->>C: forge run spec
    C->>G: Execute workflow
    G->>A: Spawn agents
    A->>G: Return artifacts
    G->>E: Show diff for approval βœ‹
    E->>C: forge approve
    C->>E: Continue in KiCad manually

    Note over E,V: Phase 2: Semi-Autonomous
    E->>C: forge create project
    C->>A: Full design pipeline
    A->>E: Milestone approvals (3-4x) βœ‹
    E->>C: forge approve-milestone
    A->>A: Auto-route, firmware gen
    A->>V: Place orders
    V->>E: Parts delivered

    Note over E,V: Phase 3: Full Autonomous
    E->>C: forge create drone --quantity 10
    C->>A: End-to-end automation
    A->>V: Design β†’ Manufacture β†’ Test
    V->>E: Working products delivered πŸ“¦

πŸ€– Agent Architecture Evolution

Phase 1 Agents (v0.1-0.3) - Design Assistants

flowchart TB
    subgraph Phase1["Phase 1: 4-6 Specialist Agents"]
        direction LR

        A1[πŸ“‹ Requirements<br/>Agent]
        A2[πŸ—οΈ Architecture<br/>Agent]
        A3[πŸ’° BOM<br/>Agent]
        A4[βœ… DFM<br/>Agent]
        A5[πŸ”Œ Power Budget<br/>Agent]
        A6[πŸ“ Test Plan<br/>Agent]

        A1 --> Output1[constraints.json]
        A2 --> Output2[architecture.md]
        A3 --> Output3[bom.csv]
        A4 --> Output4[dfm-report.json]
        A5 --> Output5[power-budget.json]
        A6 --> Output6[test-procedures.md]
    end

    Human1[πŸ‘¨β€πŸ’» Human] --> Review[Reviews ALL outputs]
    Review --> Approve[Approves each step]
    Approve --> Manual[Manual PCB layout + ordering]

    style Phase1 fill:#e3f2fd,stroke:#1976d2
    style Human1 fill:#E67E22,color:#fff

Phase 2 Agents (v0.4-0.6) - Autonomous Workers

flowchart TB
    subgraph Phase2["Phase 2: 12 Specialist Agents"]
        direction TB

        subgraph Design["Design Agents"]
            D1[πŸ“‹ Requirements]
            D2[πŸ—οΈ Architecture]
            D3[πŸ”Œ Power Budget]
        end

        subgraph Implementation["Implementation Agents"]
            I1[πŸ“ Schematic<br/>Generator]
            I2[πŸ—ΊοΈ PCB Auto<br/>Router]
            I3[πŸ’» Firmware<br/>Generator]
            I4[πŸ”§ Mechanical<br/>CAD]
        end

        subgraph Validation["Validation Agents"]
            V1[πŸ§ͺ SPICE<br/>Simulator]
            V2[πŸ›‘οΈ DFM<br/>Validator]
            V3[πŸ“Š Thermal<br/>Analyzer]
        end

        subgraph Manufacturing["Manufacturing Agents"]
            M1[πŸ“¦ Ordering<br/>Agent]
            M2[🏭 Vendor<br/>Coordinator]
        end

        Design --> Implementation
        Implementation --> Validation
        Validation --> Manufacturing
    end

    Human2[πŸ‘¨β€πŸ’» Human] --> Milestones[Approves 3-4 milestones]
    Milestones --> Assembly[Final assembly only]

    style Phase2 fill:#fff3e0,stroke:#f57c00
    style Human2 fill:#E67E22,color:#fff

Phase 3 Agents (v0.7-1.0) - Full Autonomy

flowchart TB
    subgraph Phase3["Phase 3: 15+ Specialist Agents + Orchestrator"]
        direction TB

        Orchestrator[🎯 Orchestrator Agent<br/>End-to-End Coordination]

        subgraph All["All Phase 2 Agents +"]
            direction LR

            N1[πŸ§ͺ Remote<br/>Testing]
            N2[πŸ“œ Certification<br/>Documentation]
            N3[🏭 Assembly<br/>Coordination]
            N4[πŸ“Š Quality<br/>Assurance]
            N5[πŸ“¦ Supply<br/>Chain]
            N6[✈️ Logistics]
        end

        Orchestrator --> All
        All --> Products[πŸ“¦ Working Products]
    end

    Human3[πŸ‘¨β€πŸ’» Human] --> PRD[Writes PRD + Budget]
    PRD --> Orchestrator
    Products --> Delivery[Receives products]

    style Phase3 fill:#e8f5e9,stroke:#388e3c
    style Orchestrator fill:#27ae60,color:#fff
    style Human3 fill:#E67E22,color:#fff

Key Insight: As we progress from Phase 1 β†’ 3, agents become more capable and coordinated, while human involvement shifts from continuous review to strategic direction.


Documentation

flowchart TB
    subgraph Docs["πŸ“š MetaForge Documentation"]
        direction TB

        subgraph START["πŸš€ Getting Started"]
            GS[Quick Start]
            INST[Installation]
            FIRST[First Project]
        end

        subgraph ARCH["πŸ—οΈ Architecture & Design"]
            SYS[System Architecture]
            COMP[Components]
            DATA[Data Flows]
        end

        subgraph DEV["πŸ’» Development & API"]
            AGENTS[Agent System]
            TOOLS[Tool Adapters]
            API[API Reference]
        end

        subgraph EX["πŸ“– Examples & Guides"]
            EXAMPLES[Example Projects]
            GUIDES[How-To Guides]
        end
    end

    style START fill:#e8f5e9
    style ARCH fill:#e3f2fd
    style DEV fill:#fff3e0
    style EX fill:#fce4ec

Getting Started

Document Description
Quick Start Get up and running in 5 minutes
Installation Detailed installation guide
First Project Build your first hardware project

Architecture & Design

Document Description
System Architecture Complete system design and data flows
Digital Twin Evolution Full Digital Twin architecture: sync, simulation, phased delivery
Graph Schema Complete graph schema for Digital Thread and Twin layers
Event Sourcing Event sourcing for graph mutations and telemetry
Constraint Engine Cross-domain engineering constraint evaluation
Orchestrator Technical Standards-based orchestrator with digital thread, event-driven workflows, and governance
MVP Roadmap Phased implementation from MVP to enterprise with technology stack and timelines

Development & API

Document Description
Agent System Building and extending agents
Tool Adapters Integrating external tools
API Reference Gateway API specifications

Examples & Guides

Document Description
Example Projects Complete worked examples
Contributing How to contribute to MetaForge

πŸ“… Roadmap: Three-Phase Evolution

Development Timeline

Dates below are relative to project start (Month 1 = project kickoff). See MVP Roadmap for detailed timeline.

gantt
    title MetaForge Development Roadmap (Relative Months)
    dateFormat YYYY-MM
    axisFormat %m
    section Phase 1: Design Assistant (Months 1-6)
    v0.1 CLI & Gateway           :2026-01, 2M
    v0.2 Architecture Agent      :2026-03, 2M
    v0.3 Schematic & DFM         :2026-05, 2M
    section Phase 1.5: Knowledge & Observability (Months 5-6)
    Knowledge Layer (pgvector RAG) :2026-05, 2M
    OTel SDK & Prometheus           :2026-05, 2M
    section Phase 2: Semi-Autonomous (Months 7-12)
    v0.4 PCB Auto-Routing        :2026-07, 3M
    v0.5 Firmware Generation     :2026-10, 3M
    v0.6 Manufacturing Integration :2027-01, 3M
    section Phase 3: Full Autonomous (Months 13-24)
    v0.7 End-to-End Automation   :2027-04, 4M
    v0.8 Quality & Testing       :2027-08, 3M
    v0.9 Certification           :2027-11, 3M
    v1.0 Production Ready        :2028-02, 2M

Feature Progression by Phase

Phase Version Key Features Time Savings Human Role
Phase 1:
Design Assistant
v0.1-0.3 β€’ Requirements extraction
β€’ Component selection
β€’ BOM generation
β€’ DFM validation
β€’ Test plan generation
60% faster
(2-3 weeks)
β€’ Write PRD
β€’ Review approvals
β€’ PCB layout
β€’ Order parts
β€’ Assembly
Phase 1.5:
Knowledge & Observability
v0.3.x β€’ AI Memory & Knowledge Layer
β€’ pgvector + RAG retrieval
β€’ OpenTelemetry SDK
β€’ Prometheus metrics
β€’ Grafana dashboards
Foundation hardening β€’ Same as Phase 1
β€’ Monitor dashboards
Phase 2:
Semi-Autonomous
v0.4-0.6 β€’ All Phase 1 features
β€’ PCB auto-routing
β€’ Firmware generation
β€’ Mechanical CAD
β€’ Virtual prototyping
β€’ Automated ordering
85% faster
(1 week)
β€’ Write PRD
β€’ Approve milestones (3-4x)
β€’ Final assembly
Phase 3:
Full Autonomous
v0.7-1.0 β€’ All Phase 2 features
β€’ Manufacturing coordination
β€’ Remote testing
β€’ Certification docs
β€’ Supply chain mgmt
β€’ Quality assurance
90%+ faster
(2-3 weeks)
β€’ Write PRD
β€’ Set budget
β€’ Receive products

Technology Stack

flowchart TB
    subgraph Frontend["πŸ–₯️ Frontend (TypeScript)"]
        CLI[CLI<br/>Commander.js]
        DASH[Dashboard<br/>React + Three.js]
    end

    subgraph Backend["βš™οΈ Control Plane (Python)"]
        GW[FastAPI Gateway<br/>Pydantic + Async]
    end

    subgraph Agent["πŸ€– Agent Runtime (Python)"]
        AG[Pydantic AI + Temporal<br/>OpenAI/Anthropic SDKs]
    end

    subgraph Data["πŸ’Ύ Data Layer"]
        NEO[Neo4j<br/>Graph DB]
        MINIO[MinIO<br/>Object Store]
        KAFKA[Kafka<br/>Event Bus]
        PGV[pgvector<br/>Knowledge Store]
        GIT[Git<br/>Version Control]
    end

    subgraph Observability["πŸ“Š Observability"]
        OTEL[OpenTelemetry<br/>SDK + Collector]
        PROM[Prometheus<br/>Metrics]
        GRAF[Grafana<br/>Dashboards]
    end

    subgraph External["πŸ”— External Tools"]
        KC[KiCad Python API]
        SP[SPICE/ngspice]
        SUP[Supplier APIs<br/>Octopart/Mouser]
    end

    CLI --> GW
    DASH --> GW
    GW --> AG
    AG --> NEO
    AG --> MINIO
    AG --> KAFKA
    AG --> GIT
    AG --> KC
    AG --> SP
    AG --> SUP
    AG --> PGV
    GW --> OTEL
    AG --> OTEL
    OTEL --> PROM
    PROM --> GRAF

    style Frontend fill:#e3f2fd
    style Backend fill:#fff3e0
    style Agent fill:#f3e5f5
    style Data fill:#e8f5e9
    style External fill:#fce4ec
    style Observability fill:#fff8e1

πŸ”„ Core Workflows by Phase

Phase 1 Workflow (Current - v0.1-0.3)

flowchart TD
    A[πŸ‘¨β€πŸ’» Write PRD.md] --> B[forge run spec]
    B --> C{πŸ€– Requirements<br/>Agent}
    C --> D[βœ… Review constraints.json]

    D --> E[forge run architecture]
    E --> F{πŸ€– Architecture<br/>Agent}
    F --> G[βœ… Review architecture.md]

    G --> H[forge run bom]
    H --> I{πŸ€– BOM<br/>Agent}
    I --> J[βœ… Review bom.csv]

    J --> K[forge run dfm]
    K --> L{πŸ€– DFM<br/>Agent}
    L --> M[βœ… Review DFM report]

    M --> N[πŸ‘¨β€πŸ’» Manual: KiCad layout]
    N --> O[πŸ‘¨β€πŸ’» Manual: Order from JLCPCB]
    O --> P[πŸ‘¨β€πŸ’» Manual: Assembly & test]

    style A fill:#E67E22,color:#fff
    style D fill:#FFF4E6,stroke:#E67E22
    style G fill:#FFF4E6,stroke:#E67E22
    style J fill:#FFF4E6,stroke:#E67E22
    style M fill:#FFF4E6,stroke:#E67E22
    style C fill:#9b59b6,color:#fff
    style F fill:#9b59b6,color:#fff
    style I fill:#9b59b6,color:#fff
    style L fill:#9b59b6,color:#fff
    style P fill:#27ae60,color:#fff

Key Point: Human reviews every agent output, then manually completes PCB layout and manufacturing.


Phase 2 Workflow (Future - v0.4-0.6)

flowchart TD
    A[πŸ‘¨β€πŸ’» Write PRD.md] --> B[forge create project]
    B --> C{πŸ€– Full Design<br/>Pipeline}
    C --> D[βœ… Approve Milestone 1:<br/>Component selection]

    D --> E{πŸ€– Schematic +<br/>Auto-routing}
    E --> F[βœ… Approve Milestone 2:<br/>PCB design]

    F --> G{πŸ€– Firmware +<br/>Mechanical CAD}
    G --> H[βœ… Approve Milestone 3:<br/>Complete design]

    H --> I{πŸ€– Manufacturing<br/>Coordination}
    I --> J[πŸ“¦ Parts delivered]
    J --> K[πŸ‘¨β€πŸ’» Assembly & test]

    style A fill:#E67E22,color:#fff
    style D fill:#FFF4E6,stroke:#E67E22
    style F fill:#FFF4E6,stroke:#E67E22
    style H fill:#FFF4E6,stroke:#E67E22
    style C fill:#9b59b6,color:#fff
    style E fill:#9b59b6,color:#fff
    style G fill:#9b59b6,color:#fff
    style I fill:#9b59b6,color:#fff
    style K fill:#27ae60,color:#fff

Key Point: Human approves 3-4 milestones, agents handle all design work and ordering.


Phase 3 Workflow (Vision - v0.7-1.0)

flowchart TD
    A[πŸ‘¨β€πŸ’» Write PRD + Budget] --> B[forge create drone<br/>--quantity 10<br/>--budget 5000]
    B --> C{πŸ€– MetaForge<br/>End-to-End}
    C --> D[Design]
    C --> E[Simulate]
    C --> F[Manufacture]
    C --> G[Assemble]
    C --> H[Test]
    C --> I[Certify]
    D --> J[πŸ“¦ Products delivered]
    E --> J
    F --> J
    G --> J
    H --> J
    I --> J

    style A fill:#E67E22,color:#fff
    style C fill:#27ae60,color:#fff,stroke:#2d5016,stroke-width:3px
    style J fill:#27ae60,color:#fff,stroke:#2d5016,stroke-width:3px
    style D fill:#9b59b6,color:#fff
    style E fill:#9b59b6,color:#fff
    style F fill:#9b59b6,color:#fff
    style G fill:#9b59b6,color:#fff
    style H fill:#9b59b6,color:#fff
    style I fill:#9b59b6,color:#fff

Key Point: One command, zero approvals, working products delivered.


πŸ“Š Phase Comparison Matrix

Aspect Phase 1: Design Assistant Phase 2: Semi-Autonomous Phase 3: Full Autonomous
Human Effort 40% (3 weeks) 15% (2-3 days) 5% (1-2 hours)
Approvals Required Every agent output (10-15x) 3-4 milestones Optional final review
Manual Work PCB layout, ordering, assembly Final assembly None (just receive)
Time to Prototype 2-3 weeks 1 week 2-3 weeks (includes manufacturing)
Cost per Project ~$5K (60% savings) ~$3K (85% savings) ~$2K (90% savings)
Respin Risk 20% (validation) 10% (simulation) 5% (full testing)
Knowledge Capture Git-versioned artifacts + Simulation results + Test reports, certification docs
Agent Count 4-6 agents 10-12 agents 15+ agents
Vendor Integration Manual ordering Automated ordering Full supply chain + manufacturing
Target Users Hardware engineers Small teams, startups Anyone with an idea

πŸ“ Current Project Status

Current Phase: Phase 1 - v0.1 Foundation

What Works (v0.1):

  • βœ… Project structure defined
  • βœ… Architecture documented with 20+ Mermaid diagrams
  • βœ… Three-phase evolution roadmap established
  • βœ… Documentation site (Jekyll + Mermaid)
  • ⏳ CLI skeleton in progress
  • ⏳ Gateway service in development

Next Milestones (v0.1-0.3):

  • πŸ”„ Requirements Agent (extracts constraints from PRD)
  • πŸ”„ Architecture Agent (selects components, power budget)
  • πŸ”„ BOM Agent (generates BOM with pricing)
  • πŸ”„ DFM Agent (manufacturability validation)
  • πŸ”„ KiCad adapter (read-only schematic generation)
  • πŸ”„ Example: Drone flight controller project

Phase 1 Delivery (v0.3 - Target: 2024 Q3):

  • βœ… Human writes PRD β†’ Agents generate validated design artifacts
  • βœ… 60% time savings vs. traditional workflow
  • βœ… Git-versioned, traceable design decisions
  • βœ… Early error detection before PCB fabrication

πŸš€ Quick Start (Phase 1 - Current)

Current Status: v0.1 foundation in progress. The workflow below represents the target for Phase 1 completion (v0.3).

# Install MetaForge
npm install -g @metaforge/cli

# Initialize workspace
forge init my-drone-project
cd my-drone-project

# Create PRD for your hardware project
cat > PRD.md << EOF
# Drone Flight Controller

## Requirements
- STM32F4 microcontroller
- MPU6050 IMU sensor
- 4x ESC outputs (PWM)
- Power: 5V/3.3V regulators from 12V input
- Budget: $50 total BOM cost
EOF

# Run Phase 1 workflow
forge run spec              # Extract requirements β†’ constraints.json
forge run architecture      # Select components β†’ architecture.md
forge run power-budget      # Calculate power β†’ power-budget.json
forge run bom              # Generate BOM β†’ bom.csv with pricing
forge run dfm              # Validate manufacturability β†’ dfm-report.json

# Review artifacts (all version-controlled in Git)
git status                 # See generated artifacts
git diff                   # Review changes
forge approve              # Accept and commit

# Continue in KiCad (manual for Phase 1)
# - Import architecture.md as starting point
# - Use bom.csv for component placement
# - Order from JLCPCB using generated BOM

Time Saved: What would take 6-8 weeks now takes 2-3 weeks with Phase 1.

Full Quick Start Guide β†’


πŸ“– Key Terminology

Gateway vs. Orchestrator

Gateway Service: The HTTP/WebSocket API server that provides the interface for CLI and web clients. Handles authentication, request routing, and real-time updates. Think of it as the β€œfront door” to MetaForge.

Orchestrator: The coordination and workflow engine that manages specialist agents, enforces policies, maintains the digital thread, and orchestrates cross-disciplinary workflows. This is the β€œbrain” that coordinates all the agents.

Relationship: The Gateway Service contains the Orchestrator engine. When you see β€œMetaForge Gateway” in architecture diagrams, it includes both the API layer (Gateway) and the coordination logic (Orchestrator).

In Practice:

  • Run the Gateway: forge gateway (starts both the API server and orchestrator)
  • The Orchestrator coordinates agents behind the scenes
  • Users interact with the Gateway’s API/CLI interface

Agent Terminology

MetaForge uses specialist agents (not god-mode AI). Each agent is an expert in one discipline:

Abbreviation Full Name Alternative Names
REQ Requirements Agent Product Spec Agent
SYS Systems Agent Architecture Agent
EE Electronics Agent Electronics Engineering Agent
ME Mechanical Agent Mechanical Engineering Agent
FW Firmware Agent Embedded Software Agent
SC Supply Chain Agent Supplier Agent, Procurement Agent
MFG Manufacturing Agent NPI Agent, Production Agent
REG Regulatory Agent Compliance Agent, Certification Agent
SEC Cybersecurity Agent Security Agent
FIELD Field Engineering Agent Deployment Agent, Service Agent

Phase-based Agent Count:

  • Phase 1 (v0.1-0.3): 6-7 specialist agents covering 6-7 core disciplines (Layer 1 foundation + cost engineering)
  • Phase 2 (v0.4-0.6): 19 specialist agents covering 19 disciplines (completes Layer 1 with Industrial Design & Prototyping, adds Layers 2-3)
  • Phase 3 (v0.7-1.0): 25 specialist agents covering all 25 disciplines (adds Layer 4: regulatory, lifecycle, sustainability)

Digital Twin (Layered Architecture)

MetaForge’s Digital Twin evolves through four layers:

Layer Name Phase Description
L1 Digital Thread P1 (MVP) Graph database linking all lifecycle artifacts: requirements β†’ design β†’ BOM β†’ tests β†’ evidence β†’ compliance
L2 Operational Twin P2 Post-manufacturing data: test telemetry, CAPA workflows, device provisioning
L3 Live Twin P3 Real-time device synchronization via MQTT, live 3D overlays
L4 Simulation Twin P3-P4 Behavioral models, what-if analysis, predictive simulation

The Digital Thread (L1) is the foundation β€” it enables queries like β€œWhich requirements are at risk due to component EOL?” and β€œTrace this field failure back to the original design decision.” Subsequent layers add device synchronization and behavioral simulation per ISO/IEC 30173:2025.

See Digital Twin Evolution for the full architecture.


🎯 Design Principles

mindmap
    root((MetaForge<br/>Principles))
        Evolutionary
            Phase 1: Assist
            Phase 2: Automate
            Phase 3: Autonomous
            Trust builds gradually
        Local-First
            No cloud dependency
            Works offline
            Data sovereignty
            Your hardware, your data
        Git-Native
            Version all artifacts
            Diffs for review
            Commit history
            Knowledge captured
        Agent-Driven
            Specialist agents
            Not god-mode AI
            Clear responsibilities
            Composable workflows
        Safe by Default
            Read-only first
            Explicit approval
            Audit trail
            Fail gracefully
        Reality Feedback
            Learn from builds
            Improve iterations
            Data-driven design
            Continuous learning

Core Philosophy: Gradual Autonomy

MetaForge doesn’t replace engineers overnight. Instead, it evolves:

  1. Phase 1: Be a trusted assistant that saves time and catches errors
  2. Phase 2: Once trusted, take on more complex tasks with minimal oversight
  3. Phase 3: After proving itself, handle end-to-end product development

This mirrors how engineers learn:

  • Junior engineers need close review
  • Mid-level engineers need milestone approval
  • Senior engineers are trusted end-to-end

Why this matters:

  • βœ… Build trust through demonstrated value
  • βœ… Users control pace of autonomy adoption
  • βœ… Always maintain human override capability
  • βœ… Learn from each phase before advancing

πŸ’¬ Why MetaForge?

For Hardware Engineers

  • 🎯 Stop wasting time on repetitive tasks - focus on creativity, not busywork
  • πŸ›‘οΈ Catch errors before fabrication - save $10K-50K per project
  • πŸ“š Capture your knowledge - Git-native, never lose design decisions
  • ⚑ Ship faster - 60-90% time savings across phases

For Startups & Small Teams

  • πŸ’° Lower barrier to hardware - no need for senior EE ($150K+ salary)
  • πŸš€ Faster time to market - ship in weeks, not months
  • πŸ”„ Iterate rapidly - validate ideas before committing $50K+
  • πŸ“– Knowledge retention - survives team changes

For Hobbyists & Makers

  • πŸŽ“ Learn by doing - agents explain decisions, teach best practices
  • πŸ”§ Professional results - manufacturability validation built-in
  • πŸ’Έ Avoid expensive mistakes - catch errors in simulation
  • 🌐 Access expertise - agent knowledge from thousands of designs

For the Industry

  • 🌍 Democratize hardware - make embedded systems accessible to all
  • πŸ“ˆ Accelerate innovation - reduce 2-5 year learning curve to months
  • ♻️ Reduce waste - fewer respins = less e-waste
  • 🀝 Bridge software β†’ hardware - bring software development speed to hardware

πŸ“Έ Before & After Comparison

Traditional Workflow vs. MetaForge (Phase 3 Vision)

Task Traditional MetaForge Phase 3 Time Saved
Requirements 3-4 days (manual PRD analysis) 5 minutes (automated extraction) 99% ⚑
Component Research 2-3 days (browsing 10+ websites) 10 minutes (AI-powered selection) 99% ⚑
Schematic Design 1-2 weeks (manual KiCad) 1 hour (auto-generated + simulation) 98% ⚑
PCB Layout 1-2 weeks (manual routing) 2 hours (auto-routing + DRC) 97% ⚑
BOM Creation 4-6 hours (Excel + manual pricing) 2 minutes (auto-generated) 99% ⚑
Power Budget 2-3 hours (calculator + spreadsheet) 1 minute (automated calculation) 99% ⚑
DFM Validation Never done (or found post-fab ❌) 5 minutes (pre-flight checks) ∞ πŸ’°
Ordering 2-3 hours (manual vendor upload) 1 click (automated) 99% ⚑
Firmware Skeleton 1 week (manual driver setup) 10 minutes (auto-generated) 99% ⚑
Error Detection Week 9 (πŸ’Έ $50K respin) Week 1 (simulation, $0 cost) πŸ’°
Knowledge Capture Lost on engineer turnover πŸ’€ Git-versioned forever βœ… ∞ πŸ“š
Total Time 6-8 weeks 2-3 weeks 90%+
Total Cost $50K+ (incl. respins) $2K-5K 85%+

🎬 The MetaForge Journey

timeline
    title From Concept to Reality
    section Today: Broken
        Hardware takes 6-8 weeks
        40-60% respin rate
        $50K+ per project
        Knowledge lost on turnover
    section 2024 Q3: Phase 1 Ships
        Design Assistant available
        60% time savings
        Early error detection
        Git-native artifacts
    section 2025 Q2: Phase 2 Ships
        Semi-autonomous design
        85% time savings
        Auto-routing + firmware
        Minimal human oversight
    section 2026 Q1: Phase 3 Ships
        Full autonomous platform
        90%+ time savings
        PRD β†’ delivered products
        Hardware as easy as software

πŸš€ Get Started Today

Current Status (2024)

  • πŸ“ Phase 1 (v0.1) in active development
  • 🎯 Target: Q3 2024 for initial release
  • πŸ”“ Open source (MIT License)
  • 🀝 Community-driven development

How to Participate

For Early Adopters:

# Star the repo to follow progress
git clone https://github.com/metaforge-labs/forge
cd forge
npm install
npm run build

# Join the community
# - Provide feedback on workflows
# - Test early prototypes
# - Share your hardware projects

For Contributors:

  • πŸ’» Developers: Build agents, tool adapters, integrations
  • πŸ“š Writers: Improve documentation, create tutorials
  • πŸ§ͺ Testers: Test with real hardware projects
  • 🎨 Designers: UI/UX for CLI and web interfaces

See Contributing Guide for details.


πŸ“ž Community & Resources

Join the Movement

MetaForge is building the future of hardware development. We’re making embedded systems design:

  • ⚑ 10x faster
  • πŸ›‘οΈ 10x safer (catch errors early)
  • πŸ“š ∞x more traceable (Git-native knowledge)
  • 🌍 Accessible to everyone

Hardware engineers deserve better tools. Let’s build them together.


MetaForge - From Design Assistant to Autonomous Hardware Platform

Phase 1 ships 2024 Q3 β€’ Phase 2 ships 2025 Q2 β€’ Phase 3 ships 2026 Q1

Get Started View Architecture

Status: Early Development (v0.1) β€’ Built with conviction that hardware deserves better tools